(China (Mainland))
Product Summary
The 74HCT595D is an 8-bit serial-in/serial or parallel-out shift register with output latches. It is pin compatible with low power Schottky TTL(LSTTL). The 74HCT595D is specified in compliance with JEDEC standard no. 7A. The device has a serial input (DS) and a serial standard output (Q7’) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The applications of the 74HCT595D include Serial-to-parallel data conversion, Remote control holding register.
Parametrics
74HCT595D absolute maximum ratings: (1)supply voltage: 4.5V to 5.5V; (2)input voltage:0V to VCC; (3)output voltage:0V to VCC; (4)ambient temperature:-40℃ to +125℃; (5)input rise and fall time: VCC = 4.5 V:6.0ns to 500ns.
Features
74HCT595D features: (1)8-bit serial input; (2)8-bit serial or parallel output; (3)Storage register with 3-state outputs; (4)Shift register with direct clear; (5)100 MHz (typical) shift out frequency; (6)ESD protection:HBM EIA/JESD22-A114-A exceeds 2000 V, MM EIA/JESD22-A115-A exceeds 200 V.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 74HCT595D |
NXP Semiconductors |
Counter Shift Registers 8BIT SHIFT REGISTER W/OUTPUT LATCH |
Data Sheet |
Negotiable |
|
||||||||||||
|
74HCT595D,112 |
NXP Semiconductors |
Counter Shift Registers 8BIT SHIFT REGISTER |
Data Sheet |
|
|
||||||||||||
|
74HCT595D,118 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG W/OUTPUT LATCH |
Data Sheet |
|
|
||||||||||||
|
74HCT595DB,112 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG |
Data Sheet |
|
|
||||||||||||
|
74HCT595DB,118 |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG |
Data Sheet |
|
|
||||||||||||
|
74HCT595DB |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG W/OUTPUT LATCH |
Data Sheet |
Negotiable |
|
||||||||||||
|
74HCT595DB-T |
NXP Semiconductors |
Counter Shift Registers 8-BIT SHIFT REG W/OUTPUT LATCH |
Data Sheet |
Negotiable |
|
||||||||||||
